计算机硬件系统设计

多周期MIPS CPU ---1

譚志虎

華中科技大學
计算机科学与技术学院
School of Computer Science & Technology, HUST

单周期MIPS关键路径---LW指令



性能取决于最慢的指令，时钟周期过长

多周期MIPS数据通路特点

- 不再区分指令/数据存储器，**分时使用**功能部件
- 时钟周期变小、传输通路变短
- 功能部件输出端增加**寄存器**锁存数据



多周期MIPS CPU数据通路



多周期MIPS取指令阶段T1



多周期MIPS取指令阶段T2

译码、Reg→A、B、PC+4+Imm16<<2→C



计算机硬件系统设计

譚志虎

華中科技大學
计算机科学与技术学院
School of Computer Science & Technology, HUST

下节课再见...

stan@hust.edu.cn